

Date 27/9/19.

Unit-3.

Types of Instⁿ :- 0, 1, 2, 3 Add Instⁿ

1. check for zero. # Instⁿ Code :-

2. add the exponent & check for overflow.

3. multiply the mantissa.

Instruction Cycle :-

Instⁿ cycle specifies a set of steps to process an instruction.

Major Sub-cycles of Instⁿ cycle :

1. fetch cycle 2. Execute cycle.


Steps or Procedure

Steps in fetch cycle | 1. Fetch an Instⁿ
2. Decode the opcode of Instⁿ.
3. Evaluate effective address of operand.
4. Fetch operands from memory if any.

Steps in execute cycle. | 5. Execute Instⁿ (Processing by ALU).
6. Store the result in memory.

1024
x 2

2048
1024




- ## # Instruction Cycle :-




Date

Types of Instⁿ cycle :-


1. Memory Reference :-



2. Register Reference :-




3. I/O Reference :-



Date 30/9/19.


Basic Flowchart of Instruction Cycle :-

SC $\rightarrow$ Sequence Counter.



Flowchart for Interrupt cycle :-

$R = \text{Interrupt}$



0	Return add.
1	Interrupt Add
	PC = i + 1

Date 9.10.19.

1. How many references to memory are needed to bring an operand into a processor register for
 - (i) Direct Address Instⁿ.
 - (ii) Indirect Address Instⁿ.

2. A digital computer has a memory unit with a capacity of 16,384 ^{or 16K} words, 40 bits per word. The Instⁿ code format consist of 6 bits for the operation part & 14 bits for the address part (no direct mode bit). Two Instⁿ are packed in one memory word, and 40 bit Instⁿ register (IR) is available in control unit. Formulated a procedure for fetching & executing for this computer.

✓ Explain various phases of an Instⁿ cycle.

2018-19.

Answer :


Ans. 1 (i) 2

1. Fetch Instⁿ from memory.
2. Fetch the operand.


(ii) 3.

1. Fetch Instⁿ from memory.
2. To determine Effective address of operand.
3. Fetch the operand.

Ans. 2



$$\begin{aligned}
 &= 16K \\
 &= 2^4 \times 2^{10} \\
 &= 2^{14}
 \end{aligned}$$



address bits = 14.

Steps:

1. Fetch 40 bits $Inst^n$ from main memory.
2. Save this $Inst^n$ in IR.
3. Decode operation part of $Inst^n$ 1 using 6×2^6 decoder.
4. Fetch operand of $Inst^n$ 1.
5. Execute $Inst^n$ 1.
6. Decode op part 2 of $Inst^n$ 2 using 6×2^6 decoder.
7. Fetch operand of $Inst^n$ 2.
8. Execute $Inst^n$ 2.


Ans. 3

2. Fetch the $Inst^n$
3. Decode the op code
6. ^{perform} execution operation by ALU.
7. Determine the Add. where ^{resulting} operand is to be stored
1. Determine the value of PC / Add. of $Inst^n$.
4. Determine the E.A. of operands.
5. Fetch the operand from main memory.
8. Store the final result.
2. Check for interrupt.
10. If no interrupt then go to determine the $Inst^n$ add. of next $Inst^n$.
11. If there is any interrupt process the interrupt by saving the state of CPU in memory and going to the address of interrupt program.
12. After processing interrupt, return again to the address of last executing $Inst^n$.

Date 10/10/19

✓ # Complete Computer Description :- (Execution of Complete Instⁿ cycle)

flowchart of Complete Instⁿ Cycle :-



Date 10/10/19

Status of flag / Status Bit Condⁿ / Condⁿ Codes :

After each ALU operation, the status of CPU is represented by status bits or condⁿ codes. It is stored in a register called Status Register.

Common Status Flags :

1. Sign Bit (S) $S \leq 0$, +ve
 $S \leq 1$, -ve
2. Zero Bit (Z) $Z \leq 1$, zero
 $Z \leq 0$, non-zero
3. Carry Bit (C) $C \leq 0$, if no carry generates
 $C \leq 1$, if carry generates.
4. Overflow (V) $V \leq 1$, overflow
 $V \leq 0$, no overflow.

$$\boxed{MSB \oplus (MSB-1)}$$

Ques.

$$\begin{array}{r} 1011 \\ + 1011 \\ \hline 10000 \\ \hline \end{array}$$

$C \leftarrow 1$
 $Z \leftarrow 1$

Ques.

$$\begin{array}{r} 1011 \\ + 1011 \\ \hline 10000 \\ \hline \end{array}$$

MSB
MSB-1

$$V = 0 \oplus (0-1)$$

$$V = 0 \oplus 1$$

$$\boxed{V = 1}$$

overflow

Ques.

$$\begin{array}{r} 1011 \\ + 0100 \\ \hline 1111 \\ \hline \end{array}$$

$Z \rightarrow 0$
 $S \rightarrow 1$
 $C \rightarrow 0$
 $V \rightarrow 0$
 $V = MSB \oplus (MSB-1)$
 $= 1 \oplus (1-1)$
 $= 1 \oplus 0$
 $V = 0$


#

ProgramInterrupt :-

A signal which temporarily suspends the normal execution of an instⁿ cycle and executes its own functions/sub-routine.

function is a small program that performs specific task.

#

Types of Program Interrupt :-

Program Control :

- ↳ status flag
- ↳ Interrupt

It will change the normal execution sequence of instruction. It affects the Program counter badly. They can be -

- conditional.
- unconditional.

Types of PCI :-

Program Control Instr ⁿ	Symbol
1. Branch	BR
2. Jump	JMP
3. Skip	SKP
4. Call	CALL
5. Return	RETURN
6. Compare	CMP
7. Test	TST

1. Branch & Jump Instⁿ :-

100	I ₁
101	I ₂
102	JMP
103	
150	I ₃
151	
153	

Unconditional
~~JMP~~ JMP 150
 BR 150

Conditional

JC 150 C = 1
 (Jump if carry)

JP 150 S = 0
 (Jump if positive no.)

2. Skip Instⁿ :-

100	I ₁
101	I ₂
102	I ₃
103	SKP
104	
105	I ₄
106	I ₅
107	I ₆

JNC 150 C = 0

(Jump No carry)

JM 150 S = 1

(Jump minus/neg. no.)

JZ 150 Z = 1
 (Jump zero)

JNZ Z = 0
 (Jump no. zero)

JV V = 1
 (Jump if overflow)

JNV V = 0
 (Jump no overflow)

* It causes to skip the next instⁿ.

SKP Z

3. Call and Return Instⁿ :-

100	I ₁
101	I ₂
102	CALL Subroutine address
103	I ₃
104	
150	subroutine
151	
152	
153	
154	RETURN

Save in Stack
 PC → 102


CALL 150

starting address of subroutine (function)

CALL operations

1. $SP \leftarrow SP - 1$
2. $M[SP] \leftarrow PC$
3. $PC \leftarrow \text{Subroutine start address}$

Stack in memory

RETURN operation

1. $PC \leftarrow M[SP]$
2. $SP \leftarrow SP + 1$

4. Compare Instⁿ :-

CMP A, B

It always compare two operands with the help of status bits. It is done by the subtraction of two no.

eg CMP 15, 30
 $\rightarrow$ CMP 30


5. Test Instⁿ :-

TST A, B

It AND the two no's and change the status flag.

TST 1100, 0000

$\rightarrow Z = 1$



Instruction Code :

instruct computer to perform specific operation.
A group of bits used in the instruction, used to specify what to do.

It is called as macrooperation as specifies set of micro-operations.

1. Operation Code :- Specifies the operation to be performed by that instruction.
Such as add, subtract, shift, complement, multiply.
2. Address Field(s) :- On what operation should be performed either stored in memory address or in register address. It specifies the rule for interpreting or modifying address.
3. mode field → It specifies how to access the address of operands.

Instruction format :-


mode	Op code	address field(s)
------	---------	------------------

- Ques. 1. The memory unit of a computer has 256 K words of 32 bit each. The computer has an instruction format with 4-fields. ① an op code field, ② a mode field to specify one of 7 addressing modes, ③ a register address field to specify one of 60 processor registers and ④ a memory address. Specify the instruction format & the no. of bits in each field if the instⁿ is in 1 memory word.

Sol. (i) mode field - 7 addressing modes = $2^3 = 3$ bits

(ii) Reg. add. field - 64 processor reg = $2^6 = 6$ bits


(iv) Memory add. = $256K = 2^8 \times 2^{10}$
 $= 2^{18} = 18$ bits



$$\begin{aligned} \text{(i) Op code} &= 32 - (3 + 6 + 18) \\ &= 32 - 27 \\ &= 5 \text{ bits.} \end{aligned}$$

Types of Instructions :-

It is Based on CPU organization.



1. Single Accumulator Organization :-

- * In each operation there should be a use of single accumulator organization. It is a ^{specialised} register itself.
- * It has one address field.
- * denoted by AC → Accumulator Register.

2. General Register Organization :

- * No specialised registers.
- * 2-address field or 3-address field.

3. Stack Organization :

- * There are two operations performed i.e. push and pop (deletion)
- * Work on LIFO.
- * It has 0 address field.
- * Storage 1. Memory stack: portion of main memory,
2. Register stack: set of reg. work on concept of stack.

Ques 1 Solve the following arithmetic operation.

$$X = (A+B) * (C+D) \text{ using}$$

- 1) 3-address instⁿ
- 2) 2-address instⁿ
- 3) 1-address instⁿ
- 4) 0-address instⁿ

memory add.

$$(D+C) + (B+A)$$

stack

Sol.

ADD R₁, A, B [R₁ ← M[A] + M[B]]
ADD R₂, C, D [R₂ ← M[C] + M[D]]
PRO X, R₁, R₂ [X ← R₁ * R₂]

2. MOV R₁, A [R₁ ← M[A]]
ADD R₁, B [R₁ ← R₁ + M[B]]
MOV R₂, C [R₂ ← M[C]]
ADD R₂, D [R₂ ← R₂ + M[D]]
MUL R₁, R₂ [R₁ ← R₁ * R₂]

MOV X, R, [MEX] ← R1.


3.

Accumulator Register ← AC.





Load A	$AC \leftarrow M[A]$
ADD B	$AC \leftarrow AC + M[B]$
Store T	$M[T] \leftarrow AC$
Load C	$AC \leftarrow M[C]$
ADD D	$AC \leftarrow AC + M[D]$
MUL T	$AC \leftarrow AC \times M[T]$
Store X	$M[X] \leftarrow AC$

4.

PUSH A	$TOS \leftarrow A$
PUSH B	$TOS \leftarrow B$
ADD	$TOS \leftarrow A + (A+B)$
PUSH C	$TOS \leftarrow C$
PUSH D	$TOS \leftarrow D$
ADD	$TOS \leftarrow (C+D)$
MUL	$TOS \leftarrow (A+B) \times (C+D)$
POP X	$M[X] \leftarrow TOS$



↓
TOP of stack



✓ 8.12

Ques 2. WAP to evaluate the arithmetic statement
 $X = A - B + C \times (D \times E - F)$.

G + H X K.

sol. ① 3 address Instⁿ

SUB R_1, A, B [$R_1 \leftarrow M[A] - M[B]$]
 ADD R_2, R_1, C [$R_2 \leftarrow R_1 + M[C]$]
 MUL R_3, D, E [$R_3 \leftarrow M[D] * M[E]$]
 SUB R_4, R_3, F [$R_4 \leftarrow R_3 - M[F]$]
 MUL R_5, R_2, R_4 [$R_5 \leftarrow R_2 * R_4$]
 MUL R_6, H, K [$R_6 \leftarrow M[H] + M[K]$]
 ADD R_7, G, R_6 [$R_7 \leftarrow M[G] + R_6$]
 DIV X, R_7, R_5 [$M[X] \leftarrow R_5 / R_7$].

② 2 address Instⁿ

MOV R_1, A [$R_1 \leftarrow M[A]$]
 SUB R_1, B [$R_1 \leftarrow R_1 - M[B]$]
 MOV R_2, D [$R_2 \leftarrow M[D]$]
~~ADD R_2, R_1 [$R_2 \leftarrow R_1 + R_2$]~~
~~MOV R_3, D [$R_3 \leftarrow M[D]$]~~
 MUL R_2, E [$R_2 \leftarrow R_2 * M[E]$]
~~MOV R_4, F [$R_4 \leftarrow M[F]$]~~
 SUB R_2, R_4, F [$R_2 \leftarrow R_2 - M[F]$]
 MUL R_2, R_2, C [$R_2 \leftarrow R_2 * M[C]$]
 ADD R_1, R_2 [$R_1 \leftarrow R_1 + R_2$]
 MOV R_3, H [$R_3 \leftarrow M[H]$]
 ADD R_3, G [$R_3 \leftarrow R_3 + M[G]$]
 MUL R_3, K [$R_3 \leftarrow R_3 * M[K]$]
 DIV R_1, R_3 [$R_1 \leftarrow R_1 / R_3$]
 MOV X, R_1 [$M[X] \leftarrow R_1$].

Date _____

$$\frac{A - B + C * (D * E - F)}{G + H * K}$$

3. 1 address Instruction :-

LOAD A $[AC \leftarrow MCA]$
 Sub B $[AC \leftarrow AC - MCB]$
 Store T $[MT] \leftarrow AC$
 Load D $[AC \leftarrow MCD]$
 MUL E $[AC \leftarrow AC * MCE]$
 SUB F $[AC \leftarrow AC - MCF]$
 MUL C $[AC \leftarrow M[C] * AC]$
 Store Add T $[AC \leftarrow AC + MT]$
 Store T $[MT] \leftarrow AC$
 Load H $[AC \leftarrow MCH]$
 MUL K $[AC \leftarrow AC * MK]$
 Add G $[AC \leftarrow AC + M[G]]$
~~Store T $[MT] \leftarrow AC$~~
~~Load T $[AC \leftarrow MT]$~~
 Div T $[AC \leftarrow AC / MT]$
 Store X $[MX] \leftarrow AC$

4. 0 address Instⁿ :-

Push A $Tos \leftarrow A$
 Push B $Tos \leftarrow B$
 Sub $Tos \leftarrow (A - B)$
 Push C $Tos \leftarrow C$
 Push D $Tos \leftarrow D$
 Push E $Tos \leftarrow E$
 MUL $Tos \leftarrow (D * E)$
 Push F $Tos \leftarrow F$
 Sub $Tos \leftarrow (D * E) - F$
 MUL $Tos \leftarrow C * ((D * E) - F)$
 ADD $Tos \leftarrow (A - B) + C * ((D * E) - F)$

PUSH G

 $Tos \leftarrow G$

PUSH H

 $Tos \leftarrow H$

PUSH K

 $Tos \leftarrow K$

MUL

 $Tos \leftarrow (H * K)$

ADD

 $Tos \leftarrow G + (H * K)$

DIV

 $Tos \leftarrow (A - B) + C * (D * E) - F / G + (H * K)$

POP X

 $M[X] \leftarrow Tos$ Ques.

PC = 200 (Program Counter)

R₁ = 400 (Processor Register)~~Processor~~ AC (Accumulator)

XR = 100 (Index Register)

	mode	Load to AC (opcode)
200		
201		Add = 500
202		→ PC
500		800

Sol. (i) Direct = EA = $M[EA] = 500$ (ii) Indirect = EA = $M[EA] = M[500] = 800$

(iii) Immediate = EA = 201

(iv) Register direct = EA = R₁

(v) Register indirect = EA = 400

(vi) Relative = PC + Add. = $200 + 500 = 700$ (vii) Index = Index + Add. = $100 + 500 = 600$

(viii) AutoIncrement = 400 (Reg. value)

(ix) Autodecrement = 399 (Reg. value)

Addressing Mode :-

It specifies the different ways of determining the effective (actual) address of an operand.

1. Direct Addressing Mode :-


→ Add. field contain add. of operand → limited add. space

→ Single memory reference to fetch data

Effective address = address part

$$= M[X]$$

→ no additional calculation to work out effective add.



2. Indirect Addressing Mode :-


→ memory cell pointed to add. field contains add. of operand

Effective address = address part

$$= M[Y]$$

→ large add. space

→ Multiple memory accesses to find operand. → 2^n where $n = \text{word length}$



3. Register Addressing Mode :-

→ operand is held in register named in add. field


Effective address = R_1

→ limited no. of registers

→ fast execution

→ very small add. field.

→ no memory access




4. Register Indirect Addressing Mode :-

→ fewer memory access than indirect addressing.

Effective address = $X = M[R_1]$

→ large add. space (2^n)

→ operand is in memory cell pointed to contents of register.



5. Immediate Addressing Mode :-

→ operand is given in the instruction itself.

→ operand = value → fast → limited range → no memory reference to fetch data.

6. Implied Addressing Mode :-

Example - CMA. (Complement the content of Accumulator).

Date _____

operand = Accumulator.

Effective Address = Accumulator.

④ Relative Addressing mode.

$$EA = PC + \text{Address part}$$

PC = Program Counter
(next to instⁿ)⑤ Index Addressing mode.

$$EA = \text{Index Register} + \text{Address part}$$

$$EA = X + M[R]$$

⑥ Base Register Addressing mode.

$$EA = \text{Base Register} + \text{Address part}$$

✓
Ques. 1

8.18

An instruction is stored at Location 300 with its address field at Location 301. The address field has value 400. A processor register R₁ contains the value 200.

Determine effective address for.

1. Direct Addressing.
2. Immediate Add.
3. Relative Add.
4. Register Indirect Add.
5. Index addressing with R₁ as index register.
6. Indirect
7. Register direct.


Sol.

$$R_1 = 200$$

$$1. EA (\text{Direct add.}) = 400.$$

$$2. EA (\text{Immediate}) = 301.$$

$$3. EA (\text{Indirect}) = M[400]$$



3. Relative Add.

$$\begin{aligned}
 EA &= PC + \text{Add. part.} \\
 &= 302 + 400 \\
 &= 702
 \end{aligned}$$

4. Register Indirect

$$EA = \text{M}[R_1] = 200.$$

5. Index Addressing



$$\begin{aligned}
 EA &= \text{Index} + \text{Add. part.} \\
 &= 200 + 400 \\
 EA &= 600
 \end{aligned}$$

7. Register ~~indirect~~ direct

$$EA = R_1.$$

Que. 2. An instruction is stored at memory address W . The address field is stored at address $W+1$ is designated by symbol Y . The operand used is stored at address Z . An index register contains the value X . Determine how Z is calculated using addressing modes.

- (i) Direct (ii) Indirect (iii) Register (iv) Register Indirect
 (v) Relative (vi) Index (vii) Immediate

Sol.

$$(i) \quad EA = \text{Address field} \\ = Y$$

$$(ii) \quad EA = M[Y]$$

$$(iii) \quad EA = \text{Index Register}$$

$$(iv) \quad EA = X$$

(v) Relative

$$EA = PC + \text{Add.} \\ = W + 2 + Y \\ = W + Y + 2$$

(vi) Index

$$EA = \text{Index Reg} + \text{Add.} \\ = X + Y$$

(vii) Immediate

$$EA = W + 1$$

Stack Organization :-


Register IN ^{stack} PUSH operation.

1. **[SP]** → Stack pointer contains the address of the top of stack. It reserves area in memory used in case of subroutine & program execution.
2. **[DR]** → Data Register stores the data.
3. **[FULL]** → Represents, if stack is full.
if **[FULL = 1]** → Totally full.
1 bit reg.
if **[FULL = 0]** → Quite empty.
1 bit reg.
4. **[EMPTY]** → Represents, if stack is empty.
if **[EMPTY = 1]** → Totally empty.
1 bit reg.
if **[EMPTY = 0]** → Quite full.

→ PUSH Operations :-

Initial $SP \leftarrow 0$, $empty \leftarrow 1$, $FULL \leftarrow 0$.


1. $SP \leftarrow SP + 1$
2. $M[SP] \leftarrow DR$
3. If $(SP = 0)$ then $FULL \leftarrow 1$.
4. $Empty \leftarrow 0$.




Date _____

→ POP operation :-

1. $DR \leftarrow M[SP]$
2. $SP \leftarrow SP - 1$
3. If $(SP = 0)$ then empty $\leftarrow 1$.
4. Full $\leftarrow 0$




Decoder:-



A	B	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

General Register Organization:-



Registers are very useful component of CPU. An instⁿ work faster when its operand are stored in CPU register.



For $R_1 \leftarrow R_2 + R_3$

3 bit	3 bit	3 bit	5 bit
010	011	001	00000
SELA	SELB	SELD	OPR (+)

Control word = $3 + 3 + 3 + 5 = 14$ bits



For $R_4 \leftarrow R_1 - R_2$

3 bit	3 bit	3 bit	5 bit
001	010	100	00001
SELA	SELB	SELD	OPR

Control word = 14 bits



8.1

Ques.

2013

A bus organized CPU has 16 registers with 32 bits in each an ALU & a destination decoder.

1. How many multiplexers are in a bus & what is the size of each MUX.
2. How many selection lines are needed for MUX A & MUX B?
3. How many inputs are there in decoder.
4. Formulate a control word assuming ALU has 35 operations.
5. How many inputs & outputs there in ALU including inputs & output lines.

Sol. (i) No. of MUX in A bus = No. of bits in each reg.
= 32 MUX

$$\begin{aligned}\text{Size of each MUX} &= \text{No. of reg.} \times 1 \\ &= 16 \times 1 \text{ MUX} \\ &= 2^4 \times 1\end{aligned}$$

(ii) No. of Selection lines in MUX A = 4

No. of selection lines in MUX B = 4.

$$\begin{aligned}\text{(iii) Size of decoder} &= n \times 2^n \\ &= 4 \times 2^4 \\ &= 4 \times 16 \text{ decoder.}\end{aligned}$$


No. of Input = 4 inputs.

(iv) 35 operation = 2^5

sel A	sel B	sel D	OPR
4 bit	4 bit	4 bit	6 bit

Control words = 18 bits.

(v)



Inputs = $32 + 32 + 1 = 65$ lines.

Outputs = $32 + 1 = 33$ lines

- 1) Information Transfer from 1-Reg. to another is called Register transfer, $R_2 \leftarrow R_1$.
- 2) It shows the transfer of content of Reg. R_1 to Reg. R_2 .
- 3) Content of R_1 does not change.

Register Transfer Language :-

Symbolic notation used to represent the transfer of information between register.

Representation of Registers :-

1. Data register $\rightarrow$ DR.
 2. Instruction register $\rightarrow$ IR.
 3. Program Counter $\rightarrow$ PC. [contain address of next PC++ instruction to be executed]
 4. Memory Address Register $\rightarrow$ MAR.
 5. General Purpose Register $\rightarrow$ $R_1, R_2, R_3, \dots$ [carry data, Add, Sub, etc.]
- (i) Letter $\rightarrow$ $[R_1]$ ✓ ①
Numerical
- (ii) Only Symbol $\rightarrow$ MAR, PC, IR,
- (iii) Individual Bit Representation $\rightarrow$

7	6	5	4	3	2	1	0
1	0	1	0	0	1	0	0

 ✓ ②
- (iv) Bit System $\rightarrow$

R_1

 ✓ ③
- (v) 16-bit System $\rightarrow$

15	8	7	0
$R_2(H)$	$R_1(L)$		

 ✓ ④
Higher Lower byte
- (vi) $R_1 (0-5) \rightarrow$ Part of register.

② $\rightarrow$ It can be shown by if-else statement.


(vii) Register Transfer $\rightarrow$ $P: R_2 \rightarrow R_1$, ~~$R_1 \leftarrow R_2$~~
If $P=1$ then $R_1 \leftarrow R_2$

③ $\rightarrow$ [Conditional Transfer of information]
occur only under specific condition

- 4) content of R_2 is replaced by content of R_1 .
 5) This transfer happens in 1 cycle.

Date _____

③ → It symbolise transfer operation takes place by hardware only if $P=1$



④

⑤ Parallel Reg. transfer.
 (microoperation)

Set of Register transfer (more than one transfer comma is used)

$$R_3 \leftarrow R_2, R_1 \rightarrow R_2$$

★ Register is a combination of flipflop.
 1 Flipflop = 1 bit memory elements


Memory Transfer :-

1. Memory Read → To transfer any information from memory to external environment (CPU)

if $AR = 300$

$$DR \leftarrow M[AR]$$

(memory content/words at address stored in AR register) is transferred into data Register from memory words



2. Memory Write → To transfer any information from external environment to memory (CPU)


$$M[AR] \leftarrow DR$$

Content of data Register transfers to memory words at address stored in AR register.

→ A 3-state gate can be any logic gate
 But in Bus System we use only 3-state Buffer gate.

Bus Transfer :-

★ Representation of Tristate Gate -




used to match impedance,
 to prevent mixed interaction
 to supply additional drive
 or delay capability.

Tristate buffer gate (time delay) used for

If $C = 1$, $Z = A$ i.e., A Gate behaves as like its actual behaviour or Gate is active.

If $C = 0$, High impedance state, circuit act as open which is disable state.


★ Tristate Buffer Gate → A buffer gate having one input & one output as in conventional



buffer gate along with one control input.


Multiplexer (MUX) :-

It is a digital circuit used to pass one output, 2^n (or less) input. It is called data selector



High Impedance state behaves like open circuit i.e., the output is disconnected & does not have a logic significance.

for example :-



S ₁	S ₀	F
0	0	I ₀
0	1	I ₁
1	0	I ₂
1	1	I ₃

* No. of Mux Required = No. of bits in each registers

* Size of MUX = No. of Registers.

* Three State Bus Buffer :-

A Bus system that can be constructed with three state buffer gate.

* Three state gate :-

A 3-state gate is a digital circuit that shows 3-states. (i) State - 1 (ii) state - 0 (iii) High Impedance state.


★ 1's complement:

$$1101 \Rightarrow 0010$$

★ 2's complement: (use for subtraction)
(1's complement + 1)

$$0000 \Rightarrow 0011$$

common
A Bus system for
four-Register
using MUX:-



	S ₀	S ₁	Reg. select
I ₀	0	0	A
I ₁	0	1	B
I ₂	1	0	C
I ₃	1	1	D

★ $A - B = A + 2's \text{ complement of } B = A + B' + 1$
for eg. $A + 0 = 0000$
 $- 0 = ?$

$$1's \text{ complement of } +0 = 1111$$

$$2's \text{ complement of } +0 + 1 = 1111 + 1$$

neglected $\leftarrow 10000$
in 4-bit reg.

Ques. 1 A digital computer has a common work system for 16 registers of 32 bits each. The bus is constructed with multiplexers.

- (i) How many multiplexers are there in the bus?
- (ii) What size of multiplexer are needed.
- (iii) How many selection inputs are there in each multiplexers.

Sol.

(i) No. of multiplexers = No. of bits in each register
= 32

(ii) Size of MUX = No. of registers used.
= $16 \times 1 \text{ MUX}$
= $2^4 \times 1 \text{ MUX}$

(iii) No. of selection input = 2^4
= 4 lines

Ques. 2. The following transfer statement specify a memory. Explain the memory operation in each case.

(i) $R_2 \leftarrow M[AR]$

(ii) $M[AR] \leftarrow R_3$

(iii) $R_5 \leftarrow M[R_5]$

(i) Memory Read operation, the memory content at an address specified by Register AR is transferred to Register R_2 .



(ii) Memory Write Operation, the Register R_3 value is stored as memory content at an address specified by Register AR.

(iii) Memory Read Operation, the memory content at an address specified by Register R_5 is transferred to Register R_5 .

Ques. 3 Represent the following conditional control statement by two register transfer statement with control function.

Sol. (i) If $P = 1$ then $(R_1 \leftarrow R_2)$, else if $Q = 1$ then $(R_1 \leftarrow R_3)$


Sol. $P : R_1 \leftarrow R_2$
 $P' \cdot Q : R_1 \leftarrow R_3$



Ques.4. Show the block diagram of a hardware that implements the following register transfer statement.

$$YT_2 : R_2 \leftarrow R_1, R_1 \leftarrow R_2$$

Sol.



Common bus system using decoder & Buffer gate.

S_1	S_0	output
0	0	A
0	1	B
1	0	C
1	1	D

